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I. INTRODUCTION

I
N PRECISION systems and sensors, knowing die temperature is often quite important, because it can be used to mitigate their cross sensitivity to temperature [1] - [5] . Temperature-to-digital converters (TDCs) have been used to compensate for the temperature dependence of MEMS resonators [1] , [2] , cancel the self-heating effect in shunt-based current sensors [3] , [4] , and compensate for curvature in a bandgap voltage reference [5] . In such systems, the TDCs inaccuracy is a significant part of the total error budget, and thus often limits their ultimate performance.
The TDCs in the above-mentioned examples exploit the fact that the base-emitter voltage, V BE of a BJT, is a well-defined function of temperature. BJT-based TDCs have achieved 3σ -inaccuracies ranging from ±0.1 • C to ±0.25 • C over the military temperature range (−55 • C to +125 • C) when implemented in CMOS technology nodes ranging from 0.7 to 0.16 μm [6] - [9] . However, achieving this performance requires a combination of batch calibration, to obtain a set of average calibration parameters, followed by a roomtemperature trim, to correct the errors of individual TDCs. Batch-to-batch measurements on a precision TDC in 0.16-μm technology [7] showed that its average calibration parameters change significantly from one batch to another. Applying the parameters obtained from one batch to TDCs from another batch resulted in an additional error of about 1 • C [7, Table I ]. So to maximize accuracy, the parameters of each batch of TDCs must be determined as new, significantly complicating their production. This is because these parameters are determined by calibrating multiple samples at multiple temperatures, which is a time-consuming and expensive process. Furthermore, the resulting parameters must then be associated with the samples of the correct batch, which is a logistical challenge in itself.
This paper presents a BJT-based TDC, which achieves the state-of-the-art accuracy, and preserves it from batch-to-batch. In [10] , the TDC was briefly described, along with the performance of one batch. This paper discusses the proposed TDC in more detail, and provides experimental data about its batch-to-batch inaccuracy. Compared with [7] , the proposed TDC does not need an explicit batch calibration. As a result, all batches can use the same set of average calibration parameters. These improvements are mainly due to a precision biasing circuit, which ensures that the sensing PNPs are biased at reproducible collector currents. The major remaining source of spread is then the spread in their saturation current I S , which is corrected by a single room-temperature trim. Since substrate PNPs must be biased via their emitters, their collector current is necessarily a function of their current gain β, which is also process-and temperature-dependent. To investigate the effect of β, a new method for the direct detection of β is developed, which allows it to be measured for all the samples. Measurements on 80 samples of the TDC from three different batches are used to validate the effect of batch-to-batch and β variations.
The rest of this paper is organized as follows. Section II describes the operation of the PNP-based TDC, and discusses its main error sources. Section III discusses the temperaturesensing frontend in detail. Simulation results from a pair of ideally biased substrate PNPs are included to demonstrate that stable average calibration parameters can indeed be achieved in the chosen 0.16-μm CMOS process. The precision biasing techniques and β detection circuit are then introduced. Section IV briefly describes the TDCs readout circuit, which is similar to that of [7] . Section V presents the experimental results, and finally, Section VI concludes this paper. Fig. 1 shows the basic operation of a PNP-based TDC [11] . The heart of the TDC consists of a pair of PNPs (Q R , and Q L ) biased at a collector current density ratio of 1: p. The base-emitter voltage V BE of Q R (or Q L ) is complementary to absolute temperature (CTAT), while the difference between the two base-emitter voltages, V BE , is proportional to absolute temperature (PTAT). A linear combination of V BE and V BE then results in a relatively constant voltage
II. BACKGROUND AND ERROR SOURCES
The PNPs' temperature (T ) can then be measured by digitizing α · V BE with respect to V REF with the help of an integrated ADC. The result is μ PTAT (= α · V BE /V REF ), which varies linearly from ∼0.3 to ∼0.7 over the military temperature range [11] . Alternatively, the ADC may digitize V BE with respect to V BE . The result is X (= V BE / V BE ), which varies nonlinearly from ∼28 to ∼8 over the military temperature range [7] . The ratio μ PTAT can then be determined in the digital backend by noting that μ PTAT = α/(α + X), where α is a calibration parameter. The ratio μ PTAT can then be translated to degree celsius by a linear fit as follows [11] :
where A (∼600) and B (∼273) are calibration parameters. Due to the nonlinearity (curvature) in V BE , D out as defined prviously will be slightly nonlinear. However, this nonlinearity can be made small (< ±100 mK) by biasing the BJTs with a PTAT current [12] , and by ensuring that V REF has a slightly PTAT characteristic [6, Fig. 3] . Using a PTAT/Resistance (PTAT/R) biasing circuit can satisfy the first condition, and correctly choosing α in the digital backend satisfies the second. Given that the curvature in V BE is relatively processindependent, the key requirement for low-cost calibration is then that V BE and V BE are reproducible over process and supply variations. These two voltages are ideally given by
where η is a process-dependent nonideality factor, k is the Boltzmann constant, q is the electron charge, T is the temperature in Kelvin, I C and I S are the collector and saturation currents of the PNP, and p is their collector current density ratio. In the ratio μ PTAT , η cancels out, and so its variation can be disregarded. In a typical single-well process, the PNPs must be biased via their emitters, and will also have nonzero base and emitter resistances. Taking into account their finite current gain (β) and an equivalent emitter resistance (r S ), V BE (for the larger biasing current) and V BE can be rewritten as follows:
In these equations, I E is the emitter current, and p E is the emitter-current density ratio. β is the difference in β at the two different biasing current levels (I E and p E · I E ). As defined in (4), V BE is dominated by the first term, which is a CTAT voltage (with a slope of about −2 mV/°C) and has a slightly nonlinear characteristic. It has been shown [12] that the magnitude of this nonlinearity is directly affected by the temperature dependence of the biasing current (I E ). A PTAT/R biasing circuit (Fig. 2 ) provides a PTAT current, which results in less nonlinearity than when a constant biasing current is used. In addition, it provides a supply-independent current, which increases the accuracy of V BE . The PTAT/R circuit consists of two other PNPs, which are operated at an emitter-current ratio (1: p Eb ). An amplifier forces their corresponding V BEb across a biasing resistor (R b ) to generate the biasing current (I b = V BEb /R b ). The current mirror 1 : m then copies the biasing current to the bipolar core.
Spread in the PNP's saturation current (i.e., I S in the first term of (4)) is the major source of V BE variations. This is because PNP parameters, such as base doping (N B ), base width (W B ), and emitter area (A E ), are highly processdependent [11] , [13] . In the chosen 0.16-μm process, cornersimulations show that this results in equivalent temperature errors of greater than 5 • C. If the spread in I S (= I S /I S ) is temperature-independent, it will cause a PTAT error in V BE . A single PTAT trim can then correct for this, as well as for other PTAT error sources (i.e., spread in the values of R b , p Eb , or m). However, any temperature-dependent spread in these parameters will result in a residual error after trimming [11] .
In previous TDCs [6] - [9] , [14] - [16] , different techniques have been used to reduce the effects of spread in the various terms in (4) and (5) . Choosing a small biasing current (I E ) mitigates the effect of r S (i.e., the last terms in (4) and (5)) and its variation. Using a β-compensating biasing current [6] , [7] effectively suppresses the effect of β on V BE (the second term in (4)). As shown in Fig. 2 , this can be implemented by incorporating a β-compensating resistor (R βb ) in the PTAT/R biasing circuit [17] . As a result, the generated biasing current I bβ = I b · (β + 1) / β, in which β is the current gain of the PNP (Q Rb ) in the biasing circuit. This ensures that the collector current of the PNP (Q R ) in the bipolar core equals to I b , assuming that the two PNPs have the same current gain. This approach, therefore, will be limited by PNP mismatch.
In order to increase the accuracy of V BE , dynamic element matching (DEM) has been used [6] - [9] , [14] - [16] to accurately define p E in the first term in (5). This will improve the accuracy of V BE , provided that β is current-independent (i.e., β = 0 in the second term of (5)), or that β is sufficiently large. In a 0.7-μm CMOS process, where β is quite large (> 25 at 25 • C) and β ∼ 0, simulations show that the residual error in V BE corresponds to a temperature error of 10 mK ( p E = 5 and p E / p E = 1%) [11] . In the chosen 0.16-μm process, however, β is much lower (< 5 at 25 • C), and is more current-dependent [18] . Therefore, using DEM is less effective. Choosing current levels to minimize the current dependence in β ( β ∼ 0) is still possible, and has been used in [7] and [18] , and also in this paper. III. SENSING FRONTEND This section discusses the design of the TDC's temperaturesensing frontend. First, simulation results of a pair of BJTs biased at ideal PTAT currents are discussed, in order to explore the limits on their temperature-sensing accuracy, e.g., due to process-specific nonidealities that are not captured in (4) and (5) . Some techniques are then proposed to mitigate the error sources in the biasing circuit to a commensurate level. Finally, a new method for the direct detection of β is introduced.
A. Simulation Results
In order to evaluate the accuracy of a PNP-based TDC, the circuit in Fig. 3(a) is simulated. The PNPs are biased by ideal current sources, so that the emitter currents of Q R and Q L are PTAT, and p E = 5. The resulting V BE (= V BE2 − V BE1 ) and V BE ( = V BE2 ) are then used to calculate D out , as in (1). Over process corners, the temperature error (= D out − T ) is as shown in Fig. 3(b) . The untrimmed inaccuracy is quite poor (Fig. 3(b) (top)): ±10 • C over the military range. However, a PTAT-trim ( Fig. 3(b) (middle)) corrects for V BE spread, and substantially improves the results to ±1 • C. In order to observe the residual spread, the results are also given after a third-order fit (Fig. 3(b) (bottom) ) to suppress the effects of residual curvature. In these results, the same average calibration parameters (e.g., A, B, and α ) are used for all the corners, as would be required for low-cost calibration. Fig. 4 shows the simulation results when the effect of β in both PNPs is ideally compensated. Therefore, the collector currents of Q R and Q L (Fig. 4(a) ) are now PTAT, and their ratio p = 5. The resulting temperature errors are shown in Fig. 4(b) . The untrimmed error (Fig. 4(b) (top) ) is still quite large, but it can be reduced to less than ±100 mK by a single PTAT trim (Fig. 4(b) (middle) ). After a first-order fit, however, the amplitude of the residual curvature is ∼50 mK, which is larger than the residual spread. A third-order fit (Fig. 4(b) (bottom) ) reduces the residual curvature to less than 5 mK, revealing a residual temperature error due to spread of only 40 mK.
These results show that the effect of process spread on a PNP-based TDC's accuracy can be effectively corrected by a single PTAT trim, provided that its biasing currents are well defined and β effects are properly compensated. In other words, batch calibration can be avoided by designing a precision biasing circuit that accurately defines the collector current of the PNPs.
B. Precision Biasing Circuit
The proposed temperature-sensing frontend is shown in Fig. 5 . Its basic operation is the same as that of the circuit shown in Fig. 2 ; however, extra techniques are used to mitigate circuit nonidealities. Each PNP has an area of 5 μm × 10 μm and is biased with a 1:5 emitter-current ratio in both the biasing circuit and the bipolar core. At room temperature, the unit bias current is 160 nA, a choice, which keeps β small [18] .
A poly resistor R b (= 250 k ) defines the biasing current, while, as discussed previously, a similar resistor R βb (= R b / p Eb = 50 k ) compensates for β variations. However, the effectiveness of this β-compensation scheme relies on their matching, as well as the matching of the BJTs (Q R and Q Rb ). Careful layout was employed to minimize mismatch.
Although a PTAT trim corrects for spread in I S and in the nominal value of R b , it cannot correct for non-PTAT error terms in I C . The main sources of such errors are finite opamp offset and gain, and temperature dependencies of p Eb and m. Errors associated with finite offset and gain are mitigated by the use of a chopped folded-cascode opamp with 90 dB of gain. The p Eb current ratio is implemented by pMOS (cascoded) current mirrors, which are biased in strong inversion. As in [19] , the worst case relative accuracy of this ratio ( p Eb / p Eb ) can then be approximated as
where μ p is the hole mobility, C ox is the oxide capacitance per unit area, L and W are the transistor sizes, V T is the threshold voltage, and V gs is the gate-source voltage of the two pMOS transistors. The dominant error source is then due to V T variations [19] , whose effect on the accuracy of p Eb depends both on temperature, and on the value of V gs / V T . It can be shown that, if p Eb / p Eb is constant over temperature, it results in a PTAT error term in V BE . Therefore, it can be corrected by the same PTAT trim used to correct for spread in I S [11] . This is not the case for temperature-dependent p Eb / p Eb (T ) spread. Another source of inaccuracy derives from errors in copying the currents in the biasing circuit to the bipolar core. The relative inaccuracy of this current-mirror ratio m/m (Fig. 2) contributes to the overall error in D out in exactly the same manner as p Eb / p Eb .
To mitigate such errors, the current-mirror ratio p Eb is dynamically matched (DEM1), in the same way as the currentmirror ratio p E (DEM2). Furthermore, to ensure that biasing currents are accurately copied from the biasing circuit to the bipolar core, the two banks of current mirrors are dynamically swapped (Bank-Swap). Since the two banks are designed to generate the same current levels, this is done by simply inserting some extra switches, in series with each current bank. 
C. Current Gain Detection
Although the β-compensation scheme (Figs. 2 and 5 ) corrects for the effect of β on V BE , it does not correct for its effect on V BE . This is because, β is slightly dependent on current density in the chosen process, i.e., β = 0 in (5). If β does not spread, the resulting error in V BE is reproducible. However, simulations on circuit in Fig. 4 show that β changes significantly over temperature and process corners (Fig. 6) . The corresponding temperature-dependent errors in V BE cannot then be corrected by the PTAT trim.
To experimentally investigate the effect of β spread, the frontend of the proposed TDC (Fig. 5 ) is configured to determine the β of Q Rb . Via switch S β , the β-compensation can be turned OFF and ON, so that the generated biasing current changes from V BE /R b to ( V BE /R b ) · (1 + β)/β. The ratio of these two currents (= (1 + β)/β) contains β information. In this design, the biasing current are sensed via a sense resistor R β (= 350 k ). The resulting voltage V β is then digitized with respect to V BE in the same way as V BE , resulting in the ratio X β = V β / V BE . The ratio of X β when S β is OFF and ON can then be calculated in the digital backend to obtain β. Since the two conversions are made in quick succession (< 200 ms), the die temperature and hence V BE can be assumed to be constant. Since the measurement is ratiometric, gain errors, e.g., due to spread in the currentmirror ratios and the value of R β , will not affect the accuracy of β detection. V BE is also quite insensitive to the state of S β , because the change in the biasing currents is small (12% at 25 • C, and < 25% over the military temperature range). Simulation shows that the corresponding change in V BE due to the state of S β is 0.002% at 25 • C, and is less than 0.04% over the military temperature range. Fig. 7 shows the overview of the TDC. It consists of a frontend that generates V BE , V β , and V BE , which are then fed to an incremental ADC. The ADC's output in the normal mode is the ratio X (= V BE / V BE ); however, it can be configured to output V β / V BE or V ext. / V BE . Adding an offset to X effectively adds a scaled version of V BE to V BE , and thus realizes a PTAT trim. The ADC is designed for high resolution (∼4 mK rms in < 100 ms conversion time), to enable digital calibration and trimming.
IV. READOUT CIRCUIT
As in [7] , a two-step SAR− architecture is used for ADC (Fig. 8) , to digitize X (ranging from ∼8 to ∼28). In the first step, a SAR algorithm is realized by using the first stage as a charge-amplifier, the comparator, and the capacitor DAC. The SAR algorithm finds the integer part of X by successively comparing V BE with K · V BE , where K (= 1:31) is realized by a 31-element capacitor DAC, whose unit value (C S ) is 120 f F. In the next step, a second-order modulator balances V BE against reference voltages
where K SAR is the result of the first step. From the resulting bit-stream (bs) average, μ , the final result is then obtained as
Correlated double sampling (in the first integrator), and system-level chopping in ensure ADC's low offset (< 1 μV at 25 • C) and 1/f noise. As in [7] , high accuracy is obtained by using DEM of the sampling capacitors. This involves shuffling the position of 1 and K sampling capacitors of the DAC array to average out mismatch errors in the
Each of the ADC's integrators is built around an energyefficient current-reuse amplifier (Fig. 8) . Such amplifiers have the same energy efficiency as the inverter-based amplifiers used in [20] , [21] , without the need for dynamic biasing. As a result, they benefit from lower complexity, lower noise (no additional kT/C noise from the dynamic biasing circuit), and fully differential properties. Using the same architecture, the first amplifier draws 480 nA, while the second draws 120 nA (0.25× scaled in size).
V. EXPERIMENTAL RESULTS
Implemented in a 0.16-μm CMOS technology, the TDC core occupies 0.16 mm 2 and draws 4.6 μA from a nominal 1.8 V supply. The chip micrograph is shown in Fig.  9 (top) . For flexibility, the digital logic, which implements the SAR algorithm and the sinc 2 decimation filter for the modulator, was realized off-chip. The designed TDC is very robust to dc supply variations (0.01 • C/V) as shown in Fig. 10 (top) , which is mostly obtained due to the robustness of the precision biasing circuit. When clocked at 35 kHz, the TDC achieves a kT/C-limited resolution of 15 mK rms in 5 ms of conversion time (t conv. ). Where necessary (e.g., at the trimming temperature), the resolution can be further improved by a factor of √ 2 with every doubling of t conv. . Fig. 10 (bottom) shows the achieved rms-resolution as a function of t conv. .
In order to investigate the TDC's robustness, three different batches have been characterized. Each batch corresponds to a different fabrication run with a time difference of a few months, and so can be expected to be somewhat different from each other. However, they do not represent batches from the corners of the technology. To explore the effect of switch leakage at high temperatures, two batches were fabricated in a different flavor, which allowed the TDC's sampling switches to be implemented with UHV T (ultra-high threshold) switches, instead of the HV T switches used in the other two batches. A summary of the fabricated batches is shown in Fig. 9 (bottom) .
A. Batch Calibration
To determine the TDC's inaccuracy after individual batch calibration, 20 samples from Batch-1 with UHV T switches were characterized. The samples were packaged in ceramic, which does not introduce any stress to the TDC dies, and characterized from −55 • C to +125 • C. A PT-100 thermistor, which was calibrated to less than 1 mK and which was in a good thermal contact with the TDCs, was used as a temperature reference. The value of α is optimized for minimum curvature by fitting μ PTAT to a straight line in a leastmean-square sense, this process also results in the values of A and B. The result is a 3σ -inaccuracy of ±0.4 • C (untrimmed) and ±0.1 • C (PTAT-trimmed), as shown in [10] . The residual nonlinearity is then only ±40 mK, which can be further reduced by using a fixed third-order polynomial. This results in a 3σ -inaccuracy of ±380 mK (untrimmed) and ±60 mK (PTAT-trimmed), as shown in Fig. 11 .
In order to perform a PTAT trim, an offset trim on X is made in the following way:
X (25
where X trim (T ) is the offset-trimmed value of X; X (T ) is the raw output of the TDC without trimming; and X (25 • C) is the trimming factor calculated at room temperature. X avg (25 • C) and X (25 • C) are the batch average and the individual TDC's output at 25 • C. The PTAT-trimmed output is then calculated as The batch-calibrated inaccuracy of the TDC was also recorded for different modes of the biasing circuit. Table I summarizes these results, and indicates how accuracy improves as the various techniques are applied. The same techniques also improve the TDC's supply sensitivity, validating their effectiveness on the accuracy. Table II summarizes the batch-calibrated performance of the TDC, and compares it with previous works. The designed TDC shows a superior performance in terms of inaccuracy and supply sensitivity.
B. Batch-to-Batch
Results of the same design in the same package have been also observed for different batches. Fig. 12 shows these results for the two HV T batches (dash box in Fig. 9 (bottom) ). These results are only shown with a first-order fit (i.e., A, B, and α), therefore, they contain a residual curvature of ∼40 mK. The average calibration parameters of the first batch are applied to the second. Fig. 12 (top) and (bottom) then presents the untrimmed and PTAT-trimmed results, respectively.
PTAT-trim is now effectively correcting the considerable (but PTAT) spread between the two batches (max = 2 • C) and maintaining their batch-calibrated inaccuracy (< ±100 mK) over the military temperature range. The value of β of these samples was also measured as shown in Fig. 12 (right) , indicating a similar average current gains for the two batches, but with a spread of ±10%. The effect of this relatively small spread on V BE is negligible. Similar results were obtained for the third UHV T batch with respect to the first batch (dotted box in Fig. 9 (bottom)), although this had a slightly smaller untrimmed PTAT spread (max = 1 • C). Again there was no significant shift in the average value of β.
C. Voltage Calibration
Although thermal calibration accurately corrects for PTAT variations in D out , a considerable amount of time is required to obtain good thermal equilibrium between the TDCs and the PT-100 temperature reference. A low-cost alternative is voltage calibration, which is a two-step process, and uses V BE to estimate die temperature [23] , [24] . In the first step, a known external voltage (i.e., V ext. , which is measured by an external Keithely-2002) replaces V BE (Fig. 7) . From the measured X cal = V ext. / V BE , V BE is extracted, based on which the die temperature can be calculated. Immediately after this, a second measurement is made to find X = V BE / V BE . Since the two measurements are done in less than 200 ms, the die temperature can be assumed to be constant, and thus the obtained results can be used to trim the TDC.
The accuracy of voltage calibration relies on the reproducibility of V BE , which is relatively independent of process parameters, as can be expected from (3) and (5). In the implemented TDC, high accuracy is obtained by dynamically matching the ratio p E and swapping the BJTs (Q R and Q L ). Measurements on the first two batches (i.e. dashed box in Fig. 9 (bottom) ) show that the spread in V BE corresponds to less than ±0.1 • C error at room temperature ( Fig. 13 (top) ). The linear fitting parameters (i.e., C and D in Fig. 13 (top) ), which are used to estimate T from V BE , are only extracted from the first batch. As shown in Fig. 13 (bottom) , the combination of voltage calibration and PTAT trimming results in a 3σ -inaccuracy of ±0.3 • C over the military temperature range for the two batches. Similar results were obtained from the third batch.
VI. CONCLUSION
In this paper, a precision TDC has been presented. The more accurate biasing circuit for the PNPs combined with a PTAT-trim enabled a low-cost calibration. Samples of three different batches have been measured to verify the effectiveness of the techniques and calibration method, in the presence of process variations. As a result, the calibration parameters can be kept constant over the batches, while a single point trim corrects the variation between them. Unlike prior art, the proposed TDC verified that batch calibration does not need to be a necessary step in its production. In addition, with the help of a new method, BJT's β is determined, which helped to observe its effect on the TDC's inaccuracy. Constant calibration parameters, combined with the voltage calibration, are showed, which provides a low-cost method for production of the TDC. 
